jeon
5a96a696b1
- 펌웨어(program), C# 대시보드(TestProgram), 시뮬레이터(Simulator), 프로토콜/문서(Protocol, doc) 전체를 단일 저장소로 통합 - program 폴더의 별도 git 저장소를 제거하고 통합 저장소에 흡수 - 빌드 산출물(program/build, bin/obj, *.o/.elf/.bin/.hex 등) .gitignore 처리 - 사내 Synology NAS Git 원격 연결 예정 Co-Authored-By: Claude Opus 4.8 (1M context) <noreply@anthropic.com>
317 lines
9.0 KiB
ArmAsm
317 lines
9.0 KiB
ArmAsm
/****************************************************************************//**
|
|
* @file startup_Nano100Series.S
|
|
* @version V1.00
|
|
* @brief CMSIS Cortex-M0 Core Device Startup File for Nano100
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
* @copyright (C) 2018 Nuvoton Technology Corp. All rights reserved.
|
|
*****************************************************************************/
|
|
|
|
|
|
|
|
.syntax unified
|
|
.arch armv6-m
|
|
|
|
.section .stack
|
|
.align 3
|
|
#ifdef __STACK_SIZE
|
|
.equ Stack_Size, __STACK_SIZE
|
|
#else
|
|
.equ Stack_Size, 0x00000400
|
|
#endif
|
|
.globl __StackTop
|
|
.globl __StackLimit
|
|
__StackLimit:
|
|
.space Stack_Size
|
|
.size __StackLimit, . - __StackLimit
|
|
__StackTop:
|
|
.size __StackTop, . - __StackTop
|
|
|
|
.section .heap
|
|
.align 3
|
|
#ifdef __HEAP_SIZE
|
|
.equ Heap_Size, __HEAP_SIZE
|
|
#else
|
|
.equ Heap_Size, 0x00000100
|
|
#endif
|
|
.globl __HeapBase
|
|
.globl __HeapLimit
|
|
__HeapBase:
|
|
.if Heap_Size
|
|
.space Heap_Size
|
|
.endif
|
|
.size __HeapBase, . - __HeapBase
|
|
__HeapLimit:
|
|
.size __HeapLimit, . - __HeapLimit
|
|
|
|
.section .vectors
|
|
.align 2
|
|
.globl __Vectors
|
|
__Vectors:
|
|
.long __StackTop /* Top of Stack */
|
|
.long Reset_Handler /* Reset Handler */
|
|
.long NMI_Handler /* NMI Handler */
|
|
.long HardFault_Handler /* Hard Fault Handler */
|
|
.long MemManage_Handler /* MPU Fault Handler */
|
|
.long BusFault_Handler /* Bus Fault Handler */
|
|
.long UsageFault_Handler /* Usage Fault Handler */
|
|
.long 0 /* Reserved */
|
|
.long 0 /* Reserved */
|
|
.long 0 /* Reserved */
|
|
.long 0 /* Reserved */
|
|
.long SVC_Handler /* SVCall Handler */
|
|
.long DebugMon_Handler /* Debug Monitor Handler */
|
|
.long 0 /* Reserved */
|
|
.long PendSV_Handler /* PendSV Handler */
|
|
.long SysTick_Handler /* SysTick Handler */
|
|
|
|
/* External interrupts */
|
|
.long BOD_IRQHandler /* 0: BOD */
|
|
.long WDT_IRQHandler /* 1: WDT */
|
|
.long EINT0_IRQHandler /* 2: EINT0 */
|
|
.long EINT1_IRQHandler /* 3: EINT1 */
|
|
.long GPABC_IRQHandler /* 4: GPABC */
|
|
.long GPDEF_IRQHandler /* 5: GPDEF */
|
|
.long PWM0_IRQHandler /* 6: PWM0 */
|
|
.long PWM1_IRQHandler /* 7: PWM1 */
|
|
.long TMR0_IRQHandler /* 8: TMR0 */
|
|
.long TMR1_IRQHandler /* 9: TMR1 */
|
|
.long TMR2_IRQHandler /* 10: TMR2 */
|
|
.long TMR3_IRQHandler /* 11: TMR3 */
|
|
.long UART0_IRQHandler /* 12: UART0 */
|
|
.long UART1_IRQHandler /* 13: UART1 */
|
|
.long SPI0_IRQHandler /* 14: SPI0 */
|
|
.long SPI1_IRQHandler /* 15: SPI1 */
|
|
.long SPI2_IRQHandler /* 16: SPI2 */
|
|
.long HIRC_IRQHandler /* 17: HIRC */
|
|
.long I2C0_IRQHandler /* 18: I2C0 */
|
|
.long I2C1_IRQHandler /* 19: I2C1 */
|
|
.long SC2_IRQHandler /* 20: SC2 */
|
|
.long SC0_IRQHandler /* 21: SC0 */
|
|
.long SC1_IRQHandler /* 22: SC1 */
|
|
.long USBD_IRQHandler /* 23: USBD */
|
|
.long 0 /* 24: Reserved */
|
|
.long LCD_IRQHandler /* 25: LCD */
|
|
.long PDMA_IRQHandler /* 26: PDMA */
|
|
.long I2S_IRQHandler /* 27: I2S */
|
|
.long PDWU_IRQHandler /* 28: PDWU */
|
|
.long ADC_IRQHandler /* 29: ADC */
|
|
.long DAC_IRQHandler /* 30: DAC */
|
|
.long RTC_IRQHandler /* 31: RTC */
|
|
.size __Vectors, . - __Vectors
|
|
|
|
.text
|
|
.thumb
|
|
.thumb_func
|
|
.align 2
|
|
.globl Reset_Handler
|
|
.type Reset_Handler, %function
|
|
Reset_Handler:
|
|
/* Firstly it copies data from read only memory to RAM. There are two schemes
|
|
* to copy. One can copy more than one sections. Another can only copy
|
|
* one section. The former scheme needs more instructions and read-only
|
|
* data to implement than the latter.
|
|
* Macro __STARTUP_COPY_MULTIPLE is used to choose between two schemes. */
|
|
|
|
#ifdef __STARTUP_COPY_MULTIPLE
|
|
/* Multiple sections scheme.
|
|
*
|
|
* Between symbol address __copy_table_start__ and __copy_table_end__,
|
|
* there are array of triplets, each of which specify:
|
|
* offset 0: LMA of start of a section to copy from
|
|
* offset 4: VMA of start of a section to copy to
|
|
* offset 8: size of the section to copy. Must be multiply of 4
|
|
*
|
|
* All addresses must be aligned to 4 bytes boundary.
|
|
*/
|
|
ldr r4, =__copy_table_start__
|
|
ldr r5, =__copy_table_end__
|
|
|
|
.L_loop0:
|
|
cmp r4, r5
|
|
bge .L_loop0_done
|
|
ldr r1, [r4]
|
|
ldr r2, [r4, #4]
|
|
ldr r3, [r4, #8]
|
|
|
|
.L_loop0_0:
|
|
subs r3, #4
|
|
ittt ge
|
|
ldrge r0, [r1, r3]
|
|
strge r0, [r2, r3]
|
|
bge .L_loop0_0
|
|
|
|
adds r4, #12
|
|
b .L_loop0
|
|
|
|
.L_loop0_done:
|
|
#else
|
|
/* Single section scheme.
|
|
*
|
|
* The ranges of copy from/to are specified by following symbols
|
|
* __etext: LMA of start of the section to copy from. Usually end of text
|
|
* __data_start__: VMA of start of the section to copy to
|
|
* __data_end__: VMA of end of the section to copy to
|
|
*
|
|
* All addresses must be aligned to 4 bytes boundary.
|
|
*/
|
|
ldr r1, =__etext
|
|
ldr r2, =__data_start__
|
|
ldr r3, =__data_end__
|
|
|
|
subs r3, r2
|
|
ble .L_loop1_done
|
|
|
|
.L_loop1:
|
|
subs r3, #4
|
|
ldr r0, [r1,r3]
|
|
str r0, [r2,r3]
|
|
bgt .L_loop1
|
|
|
|
.L_loop1_done:
|
|
#endif /*__STARTUP_COPY_MULTIPLE */
|
|
|
|
/* This part of work usually is done in C library startup code. Otherwise,
|
|
* define this macro to enable it in this startup.
|
|
*
|
|
* There are two schemes too. One can clear multiple BSS sections. Another
|
|
* can only clear one section. The former is more size expensive than the
|
|
* latter.
|
|
*
|
|
* Define macro __STARTUP_CLEAR_BSS_MULTIPLE to choose the former.
|
|
* Otherwise efine macro __STARTUP_CLEAR_BSS to choose the later.
|
|
*/
|
|
#ifdef __STARTUP_CLEAR_BSS_MULTIPLE
|
|
/* Multiple sections scheme.
|
|
*
|
|
* Between symbol address __copy_table_start__ and __copy_table_end__,
|
|
* there are array of tuples specifying:
|
|
* offset 0: Start of a BSS section
|
|
* offset 4: Size of this BSS section. Must be multiply of 4
|
|
*/
|
|
ldr r3, =__zero_table_start__
|
|
ldr r4, =__zero_table_end__
|
|
|
|
.L_loop2:
|
|
cmp r3, r4
|
|
bge .L_loop2_done
|
|
ldr r1, [r3]
|
|
ldr r2, [r3, #4]
|
|
movs r0, 0
|
|
|
|
.L_loop2_0:
|
|
subs r2, #4
|
|
itt ge
|
|
strge r0, [r1, r2]
|
|
bge .L_loop2_0
|
|
|
|
adds r3, #8
|
|
b .L_loop2
|
|
.L_loop2_done:
|
|
#elif defined (__STARTUP_CLEAR_BSS)
|
|
/* Single BSS section scheme.
|
|
*
|
|
* The BSS section is specified by following symbols
|
|
* __bss_start__: start of the BSS section.
|
|
* __bss_end__: end of the BSS section.
|
|
*
|
|
* Both addresses must be aligned to 4 bytes boundary.
|
|
*/
|
|
ldr r1, =__bss_start__
|
|
ldr r2, =__bss_end__
|
|
|
|
movs r0, 0
|
|
.L_loop3:
|
|
cmp r1, r2
|
|
itt lt
|
|
strlt r0, [r1], #4
|
|
blt .L_loop3
|
|
#endif /* __STARTUP_CLEAR_BSS_MULTIPLE || __STARTUP_CLEAR_BSS */
|
|
|
|
/* Unlock Register */
|
|
ldr r0, =0x50000100
|
|
ldr r1, =0x59
|
|
str r1, [r0]
|
|
ldr r1, =0x16
|
|
str r1, [r0]
|
|
ldr r1, =0x88
|
|
str r1, [r0]
|
|
|
|
/* Init POR */
|
|
ldr r0, =0x50000060
|
|
ldr r1, =0x00005AA5
|
|
str r1, [r0]
|
|
|
|
/* Lock register */
|
|
ldr r0, =0x50000100
|
|
ldr r1, =0
|
|
str r1, [r0]
|
|
|
|
#ifndef __START
|
|
#define __START _start
|
|
#endif
|
|
bl __START
|
|
|
|
.pool
|
|
.size Reset_Handler, . - Reset_Handler
|
|
|
|
.align 1
|
|
.thumb_func
|
|
.weak Default_Handler
|
|
.type Default_Handler, %function
|
|
Default_Handler:
|
|
b .
|
|
.size Default_Handler, . - Default_Handler
|
|
|
|
/* Macro to define default handlers. Default handler
|
|
* will be weak symbol and just dead loops. They can be
|
|
* overwritten by other handlers */
|
|
.macro def_irq_handler handler_name
|
|
.weak \handler_name
|
|
.set \handler_name, Default_Handler
|
|
.endm
|
|
|
|
def_irq_handler NMI_Handler
|
|
def_irq_handler HardFault_Handler
|
|
def_irq_handler MemManage_Handler
|
|
def_irq_handler BusFault_Handler
|
|
def_irq_handler UsageFault_Handler
|
|
def_irq_handler SVC_Handler
|
|
def_irq_handler DebugMon_Handler
|
|
def_irq_handler PendSV_Handler
|
|
def_irq_handler SysTick_Handler
|
|
|
|
def_irq_handler BOD_IRQHandler
|
|
def_irq_handler WDT_IRQHandler
|
|
def_irq_handler EINT0_IRQHandler
|
|
def_irq_handler EINT1_IRQHandler
|
|
def_irq_handler GPABC_IRQHandler
|
|
def_irq_handler GPDEF_IRQHandler
|
|
def_irq_handler PWM0_IRQHandler
|
|
def_irq_handler PWM1_IRQHandler
|
|
def_irq_handler TMR0_IRQHandler
|
|
def_irq_handler TMR1_IRQHandler
|
|
def_irq_handler TMR2_IRQHandler
|
|
def_irq_handler TMR3_IRQHandler
|
|
def_irq_handler UART0_IRQHandler
|
|
def_irq_handler UART1_IRQHandler
|
|
def_irq_handler SPI0_IRQHandler
|
|
def_irq_handler SPI1_IRQHandler
|
|
def_irq_handler SPI2_IRQHandler
|
|
def_irq_handler HIRC_IRQHandler
|
|
def_irq_handler I2C0_IRQHandler
|
|
def_irq_handler I2C1_IRQHandler
|
|
def_irq_handler SC2_IRQHandler
|
|
def_irq_handler SC0_IRQHandler
|
|
def_irq_handler SC1_IRQHandler
|
|
def_irq_handler USBD_IRQHandler
|
|
def_irq_handler LCD_IRQHandler
|
|
def_irq_handler PDMA_IRQHandler
|
|
def_irq_handler I2S_IRQHandler
|
|
def_irq_handler PDWU_IRQHandler
|
|
def_irq_handler ADC_IRQHandler
|
|
def_irq_handler DAC_IRQHandler
|
|
def_irq_handler RTC_IRQHandler
|
|
|
|
.end
|